Abstract-The causes of showing different subthreshold slopes (SS) in programmed and erased states for two different charge trap flash (CTF) memory devices, SONOS type flash memory with gate-all-around (GAA) structure and TANOS type NAND flash memory with planar structure were investigated. To analyze the difference in SSs, TCAD simulation and low-frequency noise (LFN) measurement were fulfilled. The device simulation was performed to compare SSs considering the gate electric field effect to the channel and to check the localized trapped charge distribution effect in nitride layer while the comparison of noise power spectrum was carried out to inspect the generation of interface traps (N IT ). When each cell in the measured two memory devices is erased, the normalized LFN power is increased by one order of magnitude, which is attributed to the generation of N IT originated by the movement of hydrogen species (h * ) from the interface. As a result, the SS is degraded for the GAA SONOS memory device when erased where the N IT generation is a prominent factor. However, the TANOS memory cell is relatively immune to the SS degradation effect induced by the generated N IT .
I. INTRODUCTION
The differential demands for high density non-volatile memories with low-cost process have strongly increased in the last decade. However, today the scaling of standard planar flash structures having floating gate seems to face serious limitations, due to the loss of memory cell electrostatic integrity and the appearance of parasitic inter-coupling between adjacent cells in the arrays [1] . In addition, since the tunneling oxide thickness in floating gate memory devices is relatively thick to suppress the stress induced leakage current (SILC), the high voltages are required for the write and erase operations [2] .
In order to overcome these issues, charge trap flash (CTF) memories have been proposed as one of the most promising candidates for the next generation NAND flash technology. As an example, SONOS type flash memory based on a gate-all-around (GAA) structure has strong gate controllability and suppressed short channel effect due the merits of GAA structure even in the ultimately scaled regime [3, 4] . TANOS CTF memory with planar channel structure has a better program/erase speed and it is enable to decrease a backward tunneling current by using high-k dielectric material (Al 2 O 3 ) and metal gate (TaN) compared to SONOS based CTF memories [5] . They are examples as substitutes for floating gate type flash memory while still have a reliability issue such as the data retention.
On the other hand, subthreshold slope (SS) of a read current in a NAND flash memory cell is different depending on the cell state. In other words, the SS is changed when the cell is programmed or erased and cycled. In addition, overlap length between the source/drain and the gate affects the SS variation. Several authors have reported about the causes of the SS changes in the NAND flash memories, but comprehensive understanding of them are still missing [6] [7] [8] . Thus, more detailed analysis should be made for clear understanding.
In this paper, we investigate SS characteristics in the I D -V G (or I BL -V read ) curves of the SONOS GAA and the TANOS planar CTF devices to analyze of their SS variation when they are programmed and causes. To analyze the cause clearly, 2-D device simulation [16] and measurement of low-frequency noise (LFN) power were performed. Since the LFN characteristic reflects generated interface traps (N IT ) near the interface between the channel and the tunneling oxide, we can improve accuracy in the analysis of the SS variation. Fig. 1(a) and (b) show the cross sectional SEM image of Si-nanowire stacked array cells having GAA structure [9] and the cross sectional profiles with bit-line (BL) and word-line (WL) directions for TANOS based CTF cells [10] , respectively. I-V measurement of the devices was carried out with 4155C (Agilent) for comparing SSs. The systematic setups for noise measurement are presented in Fig. 2 (a) and (b) for each device. The noise measurement was performed with an arbitrary unit cell for the SONOS GAA CTF memory while for the TANOS planar CTF memory a cell in a string was randomly selected where all of the unselected (or pass) cells were erased. In the case of the TANOS based NAND flash memory devices, the read voltages and pass voltages were applied to a selected cell and unselected cells, respectively. Since the selected cell determines the bit-line current in a cell string, the noise in the current attributes to the selected cell [11] . The low-frequency noise measurement was carried out with the low noise current amplifier (SR570) and dynamic signal analyzer (Agilent 35670A). The devices were measured in a shield chamber at room temperature. 
II. EXPERIMENTAL PROCEDURE

III. RESULTS AND DISCUSSION
The representative I D -V G characteristics in initial, programmed and erased states are depicted for two different kinds of the flash memories, SONOS GAA and TANOS planar CTF memories as shown in Fig. 3(a) and (b), respectively. For program and erase operations, 9 V for 1µs and -10 V for 10 µs were applied to the former while 14 V for 100 µs and -16 V for 1ms were applied to the latter. In addition, each value of the subthreshold slopes [SS=(dlogI D /dV G )
−1 ] in programmed and erased states was extracted as denoted next to each I D -V G lines as shown in Fig. 3 (a) and (b).
Comparing the SSs in programmed and erased states in each device, the SS in erased state is larger than that in programmed state in the GAA SONOS CTF memory unit cell as exhibited in Fig. 3(a) , whereas the opposite characteristics are displayed in the TANOS CTF memory device. The reported I-V characteristics for CTF memories adopting GAA and planar structures show more degraded SSs in programmed state [12, 13] .
For detailed analysis, SSs in the programmed and erased states were compared in GAA and planar SONOS cells by utilizing TCAD simulation tool [14] . Fig. 4 the two devices. The gate length is 42 nm for the planar SONOS cell but 100 nm for GAA SONOS cell. The silicon radius of the GAA SONOS device is 15 nm [9] . Here, the nonoverlap length is 5 nm for both devices. The I D -V G curves of the devices with source/drain overlapped structure are given by solid symbols. From the simulated I D -V G plots, the SSs in programmed state are larger compared to those in erased state for both devices except for the planar SONOS device with source/drain nonoverlap structure. It can be explained by a short channel effect induced by a nonuniformly trapped charge distribution in nitride layer. The programmed charge density in the nitride layer shows a peak near the center region of the channel and decreases going to the both edges. This kind of nonuniform distribution comes from normal program operation in which the electric field responsible for the FN (Fowler Nordheim) tunneling is weaker near both edges due to a fringing electric field. Thus, the V th near the center region of the channel is a bit higher than those in the channel edges. This means that an effective channel length of the device is shorter than the physical gate length. For this reason, the I D (or I BL ) is affected more easily by the drain (or bit-line) bias, which is called DIBL (drain-induced barrier-lowering). This explanation was confirmed by the simulation result which was obtained from the SONOS devices with gate lengths of 42 nm and 1 µm. SS degradation of the 1 µm device is negligible as shown in Fig. 5 . The gate bias applied to read I D -V G curves of a cell makes the electric field in the channel, and the field intensity is different for different cell states (program and erase). The electric field in the programmed cell is stronger near the edge parts of the channel than that of the erased cell due to the lower charge near the edge regions at a fixed channel current. The distribution of the electric field is reflected in that of the electron charge density, and the distributions for two different cells along the channel are shown in Fig. 6 and 7. As shown in these figures, effective channel length is shorter when programmed than when erased, which gives SS degradation due to DIBL. In addition, SS even at initial state is more degraded than that in erased state owing to the same reason. This channel length variation effect is more significant for the source/drain nonoverlap structure compared to that in the source/drain overlap structure because the fringing electric field from the gate influences more effectively electron density in the S/D nonoverlap region. This results in remarkable electron density distribution difference between programmed and erased states as presented in Fig. 6(b) and 7(b) . This effect is more serious in the planar structure since the simulated GAA SONOS device has a smaller channel length variation from the longer gate length and stronger gate controllability. Moreover, the fringing field can induce a side wall channel inversion before the main channel is turned on leading to the degradation of SS for a programmed device with planar structure while it does not happen in a device with GAA structure of surrounding the channel [8] . Therefore, more remarkable SS degradation is observed in the measured planar TANOS memory cell in programmed state as shown in Fig. 3(b) .
On the other hand, during programming procedure, more electrons are trapped in the center of nitride layer in the two simulated devices. After that, when they are erased, the electrons trapped at the edges of nitride layer are not detrapped easily and the remained charge can have an effect on I-V characteristics as shown in Fig. 8(a) and (b). Lancher et al. reported that localized electron charge over source/drain (S/D) region in nitride layer not only influence V th but also SS [7] . SS increases as the charge is getting closer to the bottom side of the nitride layer or the density of the charge increases. Similarly, oxide charges over the vicinity of the S/D region have an effect on the SS [6] . The crowded oxide charges located on the relatively small S/D overlap region can repulse the electrons in the S/D and channel region. It is followed by SS degradation owing to the decrease of subthreshold current in the channel surface and degradation of gate controllability.
In the analogous way, the more increased subthreshold slope is represented for the planar device with 5 nm of S/D nonoverlap structure in erased state compared to that in programmed state where it has the dense trapped electron charge of about 2×10 18 cm -3 at the bottom edges of nitride layer as shown in Fig. 8(a) . Comparing the both structures, the GAA structure is immune to the SS degradation effect induced by the charge at the edges because of its strong gate controllability to the channel region as shown in Fig. 4(c) . However, the I D -V G curve of the measured GAA SONOS device represents an opposite way from the simulation results as shown in Fig. 3(a) . It shows remarkably more degraded SS in erased state compared to that in programmed state. This can be elucidated by the interface states generation due to diffused h * species from the Si/SiO 2 interface after erase operation which results in the subthreshold degradation [18] .
To investigate the generation of interface traps in erased state, we measured low frequency noise of the GAA SONOS and planar TANOS devices. means that more interface traps exist in erased state comparing to that in programmed state. Villa et al. proved correlation between interface trap density and 1/f noise in metal-oxide semiconductor field effect transistors (MOSFETs) through experiment [19] . The N IT derived from the suggested 1/f noise numerical model equation considering both carrier number and mobility fluctuations are also quite consistent with that of C-V measurement. It indicates that the flicker noise measurement is a useful technique to characterize interface and oxide traps in the MOSFETs with charge pumping method. The traps in nitride layer may also have an effect on the flicker noise spectrum in the SONOS and TANOS memory devices. However, we can understand that the generation of traps is a negligible factor for 1/f noise since the magnitude of S id /I D 2 in a cell of 48 nm floating-gate (FG) NAND flash memory as shown in Fig. 9 (c) is comparable with those of the two CTF memory devices. The tunnel oxide thickness of the measured FG NAND flash memory is about 7 nm which is much thicker than the measured two CTF memory devices, and the charge storage layer is not nitride layer but floating gate. Therefore, it indicates that the main noise source is originated from the interface between Si and tunnel oxide. N IT generation induced by the movement of h * species occurred in both of the two CTF memory devices and FG memory device as well after erase operation as demonstrated by noise measurement. It is noted that the induced interface states of the measured GAA SONOS memory cell in erased state function as a more prominent source for determining the subthreshold current properties than those in the planar TANOS and FG memory devices. This is because the measured cylindrical GAA SONOS devices have longer channel length and is not influenced by the channel side wall turn-on effect because the gate surrounds the channel.
IV. CONCLUSIONS
We have studied which makes SSs of memory cells in between programmed and erased states different for TANOS based NAND flash memory cell and GAA SONOS based flash memory unit cell each by employing TACD simulation and noise measurement. The deteriorated SS comes from the short channel effect induced by nonuniform charge distribution in nitride layer for both of the programmed devices. In addition, the remained localized trapped electron charge in nitride edge after erase operation is shown for both devices and it has an effect on SS degradation particularly in the simulated planar SONOS device with S/D nonoverlap structure while it is negligible in the GAA structure. On the other hand, N IT generation originated from released h * species from the Si/SiO 2 interface after erase operation can be explained by the low frequency noise measurement. The increased S id /I D 2 after erase operation indicates the interface states generation and it is a critical factor for degrading SS of the measured GAA SONOS memory cell. (IEEK) . He has been served as a subcommittee member of IEDM, ITRS ERD member, a general chair of IPFA2011, and IEEE EDS Korea chapter chair. He received several best paper awards from international and domestic conferences, and also received several research awards for excellent research. In 2006, he was a recipient of the "This Month's Scientist Award" for his contribution in the development of practical high-density/high-performance 3-dimensional nano-scale CMOS devices. He invented Saddle FinFET (or recess FinFET) for DRAM cell and NAND flash cell string with virtual source/drain, which have been applying for mass production.
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